GET SAMPLES HERE
R&D sponsored by
3GSps A/D FMC (FPGA Mezzanine Card) Board
The FMCADC9B3000 is a Dual-Channel 3GSps Analogue-to-Digital (A/D) FPGA Mezzanine Card (FMC) board, fully compatible with VITA 57.1 standards. The FMCADC9B3000 provides two 9-bit 1.5GSps channels that enable simultaneous sampling of 1 or 2 channels, with a maximum sample rate of 3GSps (1-channel mode) or 1.5GSps (2-channel mode). The two ADCs assembled on the board are synchronized. The input signals can be sampled by an internal clock source or an externally supplied sample clock.
The FMC has a HPC (high-pin count) compatible connector, front panel I/O, and can be used in a conduction cooled environment.
The design is based on Texas Instruments ADC10D1500 chip-set, having DDR LVDS outputs, which can be configured in Demux or Non-Demux mode. The analog signal inputs are available on the front panel on 50Ohm MMCX connectors.
The FMCADC9B3000 has a very low high-pass cut-off frequency of 100kHz, which makes it well suited for high bandwidth baseband signal processing. Board settings (ADC operating mode, clock source, sampling frequency) are controlled through an I2C communications bus. Furthermore the card is equipped with power supply and temperature monitoring and offers several power-down modes to switch off unused functions.
• Dual 3GSPS 9-bit A/D conversion
• 0.1MHz to 2.8GHz input bandwidth (Non-DES Mode) or 0.1MHz to 1.75GHz input bandwidth (DES Mode)
• VITA 57.1.1-2010 compliant
• Conduction cooled
• 1.5GSPS DDR LVDS outputs
• Single ended AC-coupled analog inputs
• HPC – High pin count connector
• Configurable clock tree:
• On board generated clock
• External front panel clock input through MMCX connector
• Test instrumentation
• Medical equipment
• Ultra-wideband satellite digital receiver
• Wideband communications